View ATTINY24V-10SSU_2987883.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? high performance, low power avr ? 8-bit microcontroller advanced risc architecture ? 120 powerful instructions ? most single clock cycle execution ? 32 x 8 general purpose working registers ? fully static operation non-volatile program and data memories ? 2/4/8k byte of in-system programmable program memory flash (attiny24/44/84) endurance: 10,000 write/erase cycles ? 128/256/512 by tes in-system programmable eeprom (attiny24/44/84) endurance: 100,000 write/erase cycles ? 128/256/512 bytes internal sram (attiny24/44/84) ? programming lock for self-program ming flash program and eeprom data security peripheral features ? two timer/counters, 8- and 16-bit counters with two pwm channels on both ? 10-bit adc 8 single-ended channels 12 differential adc channel pairs with programmable gain (1x, 20x) temperature measurement ? programmable watchdog timer with separate on-chip oscillator ? on-chip analog comparator ? universal serial interface special microcontroller features ? debugwire on-chip debug system ? in-system programmable via spi port ? external and internal interrupt sources ? pin change interrupt on 12 pins ? low power idle, adc noise reduction, standby and power-down modes ? enhanced power-on reset circuit ? programmable brown-out detection circuit ? internal calibrated oscillator ? on-chip temperature sensor i/o and packages ? 14-pin soic, pdip and 20-pin qfn/ml f: twelve programmable i/o lines operating voltage: ? 1.8 - 5.5v for attiny24v/44v/84v ? 2.7 - 5.5v for attiny24/44/84 speed grade ? attiny24v/44v/84v: 0 - 4 mhz @ 1.8 - 5.5v, 0 - 10 mhz @ 2.7 - 5.5v ? attiny24/44/84: 0 - 10 mhz @ 2.7 - 5.5v, 0 - 20 mhz @ 4.5 - 5.5v industrial temperature range low power consumption ? active mode: 1 mhz, 1.8v: 380 a ? power-down mode: 1.8v: 100 na 8-bit microcontroller with 2/4/8k bytes in-system programmable flash attiny24/44/84 preliminary summary rev. 8006fs?avr?02/07
2 8006fs?avr?02/07 attiny24/44/84 1. pin configurations figure 1-1. pinout attiny24/44/84 1.1 disclaimer typical values contained in th is data sheet are based on simulations and c haracterization of other avr microcontrollers manufactured on the same process technol ogy. min and max values will be availa ble after the device is characterized. 1 2 3 4 5 6 7 14 13 12 11 10 9 8 vcc (pcint8/xtal1/clki) pb0 (pcint9/xtal2) pb1 (pcint11/reset/dw) pb3 (pcint10/int0/oc0a/ckout) pb2 (pcint7/icp/oc0b/adc7) pa7 (pcint6/oc1a/sda/mosi/adc6) pa6 gnd pa0 (adc0/aref/pcint0) pa1 (adc1/ain0/pcint1) pa2 (adc2/ain1/pcint2) pa3 (adc3/t0/pcint3) pa4 (adc4/usck/scl/t1/pcint4) pa5 (adc5/do/miso/oc1b/pcint5) pdip/soic 1 2 3 4 5 qfn/mlf 15 14 13 12 11 20 19 18 17 16 6 7 8 9 10 note bottom pad should be soldered to ground. dnc: do not connect dnc dnc gnd vcc dnc pa7 (pcint7/icp/oc0b/adc7) pb2 (pcint10/int0/oc0a/ckout) pb3 (pcint11/reset/dw) pb1 (pcint9/xtal2) pb0 (pcint8/xtal1/clki) pa 5 dnc dnc dnc pa 6 pin 16: pa6 (pcint6/oc1a/sda/mosi/adc6) pin 20: pa5 (adc5/do/miso/oc1b/pcint5) (adc4/usck/scl/t1/pcint4) pa4 (adc3/t0/pcint3) pa3 (adc2/ain1/pcint2) pa2 (adc1/ain0/pcint1) pa1 (adc0/aref/pcint0) pa0
3 8006fs?avr?02/07 attiny24/44/84 2. overview the attiny24/44/84 is a low-power cmos 8-bit microcontroller based on the avr enhanced risc architecture. by executing powerful instructio ns in a single clock cycle, the attiny24/44/84 achieves throughputs approaching 1 mips per mhz allowing the system designer to optimize power consumption versus processing speed. 2.1 block diagram figure 2-1. block diagram the avr core combines a rich instruction set with 32 general purpose working registers. all the 32 registers are directly connected to the arithmetic logic unit (alu), allowing two independent watchdog timer mcu control register timer/ counter0 data dir. reg.port a data register port a programming logic timing and control mcu status register port a drivers pa 7 - pa 0 vcc gnd + - analog comparator 8-bit databus adc isp interface interrupt unit eeprom internal oscillator oscillators calibrated oscillator internal data dir. reg.port b data register port b port b drivers pb3-pb0 program counter stack pointer program flash sram general purpose registers instruction register instruction decoder status register z y x alu control lines timer/ counter1
4 8006fs?avr?02/07 attiny24/44/84 registers to be accessed in one single instruction executed in one clock cycle. the resulting architecture is more code efficient while achiev ing throughputs up to ten times faster than con- ventional cisc microcontrollers. the attiny24/44/84 provides the following featur es: 2/4/8k byte of in-system programmable flash, 128/256/512 bytes eeprom, 128/256/512 bytes sram, 12 general purpose i/o lines, 32 general purpose working registers, a 8-bit ti mer/counter with two pwm channels, a 16-bit timer/counter with two pwm channels, internal and external interrupts, a 8-channel 10-bit adc, programmable gain stage (1x, 20x) for 12 differential adc channel pairs, a programmable watchdog timer with in ternal oscillator, intern al calibrated oscillator, and three software select- able power saving modes. the idle mode stops the cpu while allowing the sram, timer/counter, adc, analog comparator, and interrupt system to continue functioning. the power-down mode saves the register contents, di sabling all chip functions until the next inter- rupt or hardware reset. the adc noise reduction mode stops the cpu and all i/o modules except adc, to minimize switching noise during adc conversions. in standby mode, the crys- tal/resonator oscillator is running while the rest of the device is sleeping. this allows very fast start-up combined with low power consumption. the device is manufactured ng atmel?s high density non-volatile memory technology. the on- chip isp flash allows the program memory to be re-programmed in-system through an spi serial interface, by a conventional non-volatile memory programmer or by an on-chip boot code running on the avr core. the attiny24/44/84 avr is supported with a full suite of program and system development tools including: c compilers, macro as semblers, program debugger/simula tors, in-circuit emulators, and evaluation kits.
5 8006fs?avr?02/07 attiny24/44/84 2.2 pin descriptions 2.2.1 vcc supply voltage. 2.2.2 gnd ground. 2.2.3 port b (pb3...pb0) port b is a 4-bit bi-directional i/o port with inte rnal pull-up resistors (selected for each bit). the port b output buffers have symmetrical drive ch aracteristics with both high sink and source capability except pb3 which has the reset capability. to use pin pb3 as an i/o pin, instead of reset pin, program (?0?) rstdisbl fuse. as inpu ts, port b pins that are externally pulled low will source current if the pull-up resistors are activated. the port b pins are tri-stated when a reset condition becomes active, even if the clock is not running. port b also serves the functions of various s pecial features of the attiny24/44/84 as listed on section 12.3 ?alternate port functions? on page 61 . 2.2.4 reset reset input. a low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. the minimum pulse length is given in table 22-3 on page 183 . shorter pulses are not guaranteed to generate a reset. 2.2.5 port a (pa7...pa0) port a is a 8-bit bi-directional i/o port with inte rnal pull-up resistors (selected for each bit). the port a output buffers have symmetrical drive ch aracteristics with both high sink and source capability. as inputs, port a pins that are externally pulled low will source cu rrent if the pull-up resistors are activated. the port a pins are tri-stated when a reset condition becomes active, even if the clock is not running. port a has an alternate functions as analog inputs for the adc, analog comparator, timer/counter, spi and pin change interrupt as described in ?alternate port functions? on page 61 3. resources a comprehensive set of development tools, drivers and application notes, and datasheets are available for download on http://www.atmel.com/avr.
6 8006fs?avr?02/07 attiny24/44/84 4. register summary address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 page 0x3f (0x5f) sreg i t h s v n z c page 9 0x3e (0x5e) sph ? ? ? ? ? ? sp9 sp8 page 12 0x3d (0x5d) spl sp7 sp6 sp5 sp4 sp3 sp2 sp1 sp0 page 12 0x3c (0x5c) ocr0b timer/counter0 ? output compare register b page 89 0x3b (0x5b) gimsk ? int0 pcie1 pcie0 ? ? ? ? page 53 0x3a (0x5a gifr ? intf0 pcif1 pcif0 ? ? ? ? page 54 0x39 (0x59) timsk0 ? ? ? ? ? ocie0b ocie0a toie0 page 90 0x38 (0x58) tifr0 ? ? ? ? ocf0b ocf0a tov0 page 90 0x37 (0x57) spmcsr ? ? ? ctpb rflb pgwrt pgers spmen page 163 0x36 (0x56) ocr0a timer/counter0 ? output compare register a page 89 0x35 (0x55) mcucr ?pudsesm1sm0 ? isc01 isc00 page 53 0x34 (0x54) mcusr ? ? ? ? wdrf borf extrf porf page 46 0x33 (0x53) tccr0b foc0a foc0b ? ? wgm02 cs02 cs01 cs00 page 88 0x32 (0x52) tcnt0 timer/counter0 page 89 0x31 (0x51) osccalcal7cal6cal5cal4cal3cal2cal1cal0 page 33 0x30 (0x50) tccr0a com0a1 com0a0 com0b1 com0b0 ? wgm01 wgm00 page 85 0x2f (0x4f) tccr1a com1a1 com1a0 com1b1 com1b0 ? wgm11 wgm10 page 114 0x2e (0x4e) tccr1b icnc1 ices1 ? wgm13 wgm12 cs12 cs11 cs10 page 116 0x2d (0x4d) tcnt1h timer/counter1 ? counter register high byte page 118 0x2c (0x4c) tcnt1l timer/counter1 ? counter register low byte page 118 0x2b (0x4b) ocr1ah timer/counter1 ? compare register a high byte page 118 0x2a (0x4a) ocr1al timer/counter1 ? compare register a low byte page 118 0x29 (0x49) ocr1bh timer/counter1 ? compare register b high byte page 118 0x28 (0x48) ocr1bl timer/counter1 ? compare register b low byte page 118 0x27 (0x47) dwdr dwdr[7:0] page 159 0x26 (0x46) clkpr clkpce ? ? ? clkps3 clkps2 clkps1 clkps0 page 33 0x25 (0x45) icr1h timer/counter1 - input capture register high byte page 119 0x24 (0x44) icr1l timer/counter1 - input capture register low byte page 119 0x23 (0x43) gtccr tsm ? ? ? ? ? ? psr10 page 122 0x22 (0x42) tccr1c foc1a foc1b ? ? ? ? ? ? page 117 0x21 (0x41) wdtcsr wdif wdie wdp3 wdce wde wdp2 wdp1 wdp0 page 46 0x20 (0x40) pcmsk1 ? ? ? ? pcint11 pcint10 pcint9 pcint8 page 54 0x1f (0x3f) eearh ? ? ? ? ? ? ? eear8 page 23 0x1e (0x3e) eearl eear7 eear6 eear5 eear4 eear3 eear2 eear1 eear0 page 23 0x1d (0x3d) eedr eeprom data register page 23 0x1c (0x3c) eecr ? ? eepm1 eepm0 eerie eempe eepe eere page 23 0x1b (0x3b) porta porta7 porta6 porta5 p orta4 porta3 porta2 porta1 porta0 page 72 0x1a (0x3a) ddra dda7 dda6 dda5 dda4 dda3 dda2 dda1 dda0 page 72 0x19 (0x39) pina pina7 pina6 pina5 pina4 pina3 pina2 pina1 pina0 page 72 0x18 (0x38) portb ? ? ? ? portb3 portb2 portb1 portb0 page 72 0x17 (0x37) ddrb ? ? ? ? ddb3 ddb2 ddb1 ddb0 page 72 0x16 (0x36) pinb ? ? ? ? pinb3 pinb2 pinb1 pinb0 page 73 0x15 (0x35) gpior2 general purpose i/o register 2 page 25 0x14 (0x34) gpior1 general purpose i/o register 1 page 25 0x13 (0x33) gpior0 general purpose i/o register 0 page 25 0x12 (0x32) pcmsk0 pcint7 pcint6 pcint5 pcint4 pcint3 pcint2 pcint1 pcint0 page 55 0x11 (0x31)) reserved ? 0x10 (0x30) usibr usi buffer register page 131 0x0f (0x2f) usidr usi data register page 131 0x0e (0x2e) usisr usisif usioif usipf usidc usicnt3 usicnt2 usi cnt1 usicnt0 page 131 0x0d (0x2d) usicr usisie usioie usiwm1 usiwm0 usics1 usics0 usiclk usitc page 132 0x0c (0x2c) timsk1 ? ?icie1 ? ? ocie1b ocie1a toie1 page 119 0x0b (0x2b) tifr1 ? ?icf1 ? ? ocf1b ocf1a tov1 page 120 0x0a (0x2a) reserved ? 0x09 (0x29) reserved ? 0x08 (0x28) acsr acd acbg aco aci acie acic acis1 acis0 page 137 0x07 (0x27) admux refs1 refs0 mux5 mux4 mux3 mux2 mux1 mux0 page 151 0x06 (0x26) adcsra aden adsc adate adif adie adps2 adps1 adps0 page 154 0x05 (0x25) adch adc data register high byte page 155 0x04 (0x24) adcl adc data register low byte page 155 0x03 (0x23) adcsrb bin acme ?adlar ? adts2 adts1 adts0 page 156 0x02 (0x22) reserved ? 0x01 (0x21) didr0 adc7d adc6d adc5d adc4 d adc3d adc2d adc1d adc0d page 138,page 157 0x00 (0x20) prr ? ? ? ? prtim1 prtim0 prusi pradc page 36
7 8006fs?avr?02/07 attiny24/44/84 note: 1. for compatibility with future devices, reserved bits s hould be written to zero if accessed. reserved i/o memory addresse s should never be written. 2. i/o registers within the address range 0x00 - 0x1f are directly bit-accessible using the sbi and cbi instructions. in these registers, the value of single bits can be ch ecked by using the sbis and sbic instructions. 3. some of the status flags are cleared by writing a logical o ne to them. note that, unlike most other avrs, the cbi and sbi instructions will only operation the specified bit, and can theref ore be used on registers contai ning such status flags. the cbi and sbi instructions work wit h registers 0x00 to 0x1f only.
8 8006fs?avr?02/07 attiny24/44/84 5. instruction set summary mnemonics operands description operation flags #clocks arithmetic and logic instructions add rd, rr add two registers rd rd + rr z,c,n,v,h 1 adc rd, rr add with carry two registers rd rd + rr + c z,c,n,v,h 1 adiw rdl,k add immediate to word rdh:rdl rdh:rdl + k z,c,n,v,s 2 sub rd, rr subtract two registers rd rd - rr z,c,n,v,h 1 subi rd, k subtract constant from register rd rd - k z,c,n,v,h 1 sbc rd, rr subtract with carry two registers rd rd - rr - c z,c,n,v,h 1 sbci rd, k subtract with carry constant from reg. rd rd - k - c z,c,n,v,h 1 sbiw rdl,k subtract immediate from word rdh:rdl rdh:rdl - k z,c,n,v,s 2 and rd, rr logical and registers rd rd ? rr z,n,v 1 andi rd, k logical and register and constant rd rd ? k z,n,v 1 or rd, rr logical or registers rd rd v rr z,n,v 1 ori rd, k logical or register and constant rd rd v k z,n,v 1 eor rd, rr exclusive or registers rd rd rr z,n,v 1 com rd one?s complement rd 0xff ? rd z,c,n,v 1 neg rd two?s complement rd 0x00 ? rd z,c,n,v,h 1 sbr rd,k set bit(s) in register rd rd v k z,n,v 1 cbr rd,k clear bit(s) in register rd rd ? (0xff - k) z,n,v 1 inc rd increment rd rd + 1 z,n,v 1 dec rd decrement rd rd ? 1 z,n,v 1 tst rd test for zero or minus rd rd ? rd z,n,v 1 clr rd clear register rd rd rd z,n,v 1 ser rd set register rd 0xff none 1 branch instructions rjmp k relative jump pc pc + k + 1 none 2 ijmp indirect jump to (z) pc z none 2 rcall k relative subroutine call pc pc + k + 1 none 3 icall indirect call to (z) pc znone3 ret subroutine return pc stack none 4 reti interrupt return pc stack i 4 cpse rd,rr compare, skip if equal if (rd = rr) pc pc + 2 or 3 none 1/2/3 cp rd,rr compare rd ? rr z, n,v,c,h 1 cpc rd,rr compare with carry rd ? rr ? c z, n,v,c,h 1 cpi rd,k compare register with immediate rd ? k z, n,v,c,h 1 sbrc rr, b skip if bit in register cleared if (rr(b)=0) pc pc + 2 or 3 none 1/2/3 sbrs rr, b skip if bit in register is set if (rr(b)=1) pc pc + 2 or 3 none 1/2/3 sbic p, b skip if bit in i/o register cleared if (p(b)=0) pc pc + 2 or 3 none 1/2/3 sbis p, b skip if bit in i/o register is set if (p(b)=1) pc pc + 2 or 3 none 1/2/3 brbs s, k branch if status flag set if (sreg(s) = 1) then pc pc+k + 1 none 1/2 brbc s, k branch if status flag cleared if (sreg(s) = 0) then pc pc+k + 1 none 1/2 breq k branch if equal if (z = 1) then pc pc + k + 1 none 1/2 brne k branch if not equal if (z = 0) then pc pc + k + 1 none 1/2 brcs k branch if carry set if (c = 1) then pc pc + k + 1 none 1/2 brcc k branch if carry cleared if (c = 0) then pc pc + k + 1 none 1/2 brsh k branch if same or higher if (c = 0) then pc pc + k + 1 none 1/2 brlo k branch if lower if (c = 1) then pc pc + k + 1 none 1/2 brmi k branch if minus if (n = 1) then pc pc + k + 1 none 1/2 brpl k branch if plus if (n = 0) then pc pc + k + 1 none 1/2 brge k branch if greater or equal, signed if (n v= 0) then pc pc + k + 1 none 1/2 brlt k branch if less than zero, signed if (n v= 1) then pc pc + k + 1 none 1/2 brhs k branch if half carry flag set if (h = 1) then pc pc + k + 1 none 1/2 brhc k branch if half carry flag cleared if (h = 0) then pc pc + k + 1 none 1/2 brts k branch if t flag set if (t = 1) then pc pc + k + 1 none 1/2 brtc k branch if t flag cleared if (t = 0) then pc pc + k + 1 none 1/2 brvs k branch if overflow flag is set if (v = 1) then pc pc + k + 1 none 1/2 brvc k branch if overflow flag is cleared if (v = 0) then pc pc + k + 1 none 1/2 brie k branch if interrupt enabled if ( i = 1) then pc pc + k + 1 none 1/2 brid k branch if interrupt disabled if ( i = 0) then pc pc + k + 1 none 1/2 bit and bit-test instructions sbi p,b set bit in i/o register i/o(p,b) 1none2 cbi p,b clear bit in i/o register i/o(p,b) 0none2 lsl rd logical shift left rd(n+1) rd(n), rd(0) 0 z,c,n,v 1 lsr rd logical shift right rd(n) rd(n+1), rd(7) 0 z,c,n,v 1
9 8006fs?avr?02/07 attiny24/44/84 rol rd rotate left through carry rd(0) c,rd(n+1) rd(n),c rd(7) z,c,n,v 1 ror rd rotate right through carry rd(7) c,rd(n) rd(n+1),c rd(0) z,c,n,v 1 asr rd arithmetic shift right rd(n) rd(n+1), n=0..6 z,c,n,v 1 swap rd swap nibbles rd(3..0) rd(7..4),rd(7..4) rd(3..0) none 1 bset s flag set sreg(s) 1 sreg(s) 1 bclr s flag clear sreg(s) 0 sreg(s) 1 bst rr, b bit store from register to t t rr(b) t 1 bld rd, b bit load from t to register rd(b) tnone1 sec set carry c 1c1 clc clear carry c 0 c 1 sen set negative flag n 1n1 cln clear negative flag n 0 n 1 sez set zero flag z 1z1 clz clear ze ro flag z 0 z 1 sei global interrupt enable i 1i1 cli global interrupt disable i 0 i 1 ses set signed test flag s 1s1 cls clear signed test flag s 0 s 1 sev set twos complement overflow. v 1v1 clv clear twos complement overflow v 0 v 1 set set t in sreg t 1t1 clt clear t in sreg t 0 t 1 seh set half carry flag in sreg h 1h1 clh clear half carry flag in sreg h 0 h 1 data transfer instructions mov rd, rr move between registers rd rr none 1 movw rd, rr copy register word rd+1:rd rr+1:rr none 1 ldi rd, k load immediate rd knone1 ld rd, x load indirect rd (x) none 2 ld rd, x+ load indirect and post-inc. rd (x), x x + 1 none 2 ld rd, - x load indirect and pre-dec. x x - 1, rd (x) none 2 ld rd, y load indirect rd (y) none 2 ld rd, y+ load indirect and post-inc. rd (y), y y + 1 none 2 ld rd, - y load indirect and pre-dec. y y - 1, rd (y) none 2 ldd rd,y+q load indirect with displacement rd (y + q) none 2 ld rd, z load indirect rd (z) none 2 ld rd, z+ load indirect and post-inc. rd (z), z z+1 none 2 ld rd, -z load indirect and pre-dec. z z - 1, rd (z) none 2 ldd rd, z+q load indirect with displacement rd (z + q) none 2 lds rd, k load direct from sram rd (k) none 2 st x, rr store indirect (x) rr none 2 st x+, rr store indirect and post-inc. (x) rr, x x + 1 none 2 st - x, rr store indirect and pre-dec. x x - 1, (x) rr none 2 st y, rr store indirect (y) rr none 2 st y+, rr store indirect and post-inc. (y) rr, y y + 1 none 2 st - y, rr store indirect and pre-dec. y y - 1, (y) rr none 2 std y+q,rr store indirect with displacement (y + q) rr none 2 st z, rr store indirect (z) rr none 2 st z+, rr store indirect and post-inc. (z) rr, z z + 1 none 2 st -z, rr store indirect and pre-dec. z z - 1, (z) rr none 2 std z+q,rr store indirect with displacement (z + q) rr none 2 sts k, rr store direct to sram (k) rr none 2 lpm load program memory r0 (z) none 3 lpm rd, z load program memory rd (z) none 3 lpm rd, z+ load program memory and post-inc rd (z), z z+1 none 3 spm store program memory (z) r1:r0 none in rd, p in port rd pnone1 out p, rr out port p rr none 1 push rr push register on stack stack rr none 2 pop rd pop register from stack rd stack none 2 mcu control instructions nop no operation none 1 sleep sleep (see specific descr. for sleep function) none 1 wdr watchdog reset (see specific descr. for wdr/timer) none 1 break break for on-chip debug only none n/a mnemonics operands description operation flags #clocks
10 8006fs?avr?02/07 attiny24/44/84 6. ordering information notes: 1. this device can also be supplied in wafer form. please contact your local atmel sales office for detailed ordering info rmation and minimum quantities. 2. pb-free packaging, complies to the european directive for restriction of hazardous subst ances (rohs directive). also halide free and fully green. 6.1 attiny24 speed (mhz) power supply ordering code (1) package (2) operational range 10 1.8 - 5.5v ATTINY24V-10SSU attiny24v-10pu attiny24v-10mu 14s1 14p3 20m1 industrial (-40 c to 85 c) 20 2.7 - 5.5v attiny24-20ssu attiny24-20pu attiny24-20mu 14s1 14p3 20m1 industrial (-40 c to 85 c) package type 14s1 14-lead, 0.150" wide body, plastic gull wing small outline package (soic) 14p3 14-lead, 0.300" wide, plastic dual inline package (pdip) 20m1 20-pad, 4 x 4 x 0.8 mm body, quad flat no -lead/micro lead frame package (qfn/mlf)
11 8006fs?avr?02/07 attiny24/44/84 notes: 1. this device can also be supplied in wafer form. please contact your local atmel sales office for detailed ordering info rmation and minimum quantities. 2. pb-free packaging, complies to the european directive for restriction of hazardous subst ances (rohs directive). also halide free and fully green. 6.2 attiny44 speed (mhz) power supply ordering code (1) package (2) operational range 10 1.8 - 5.5v attiny44v-10ssu attiny44v-10pu attiny44v-10mu 14s1 14p3 20m1 industrial (-40 c to 85 c) 20 2.7 - 5.5v attiny44-20ssu attiny44-20pu attiny44-20mu 14s1 14p3 20m1 industrial (-40 c to 85 c) package type 14s1 14-lead, 0.150" wide body, plastic gull wing small outline package (soic) 14p3 14-lead, 0.300" wide, plastic dual inline package (pdip) 20m1 20-pad, 4 x 4 x 0.8 mm body, quad flat no -lead/micro lead frame package (qfn/mlf)
12 8006fs?avr?02/07 attiny24/44/84 notes: 1. this device can also be supplied in wafer form. please contact your local atmel sales office for detailed ordering info rmation and minimum quantities. 2. pb-free packaging, complies to the european directive for restriction of hazardous subst ances (rohs directive). also halide free and fully green. 6.3 attiny84 speed (mhz) power supply ordering code (1) package (2) operational range 10 1.8 - 5.5v attiny84v-10pu attiny84v-10mu 14p3 20m1 industrial (-40 c to 85 c) 20 2.7 - 5.5v attiny84-20pu attiny84-20mu 14p3 20m1 industrial (-40 c to 85 c) package type 14s1 14-lead, 0.150" wide body, plastic gull wing small outline package (soic) 14p3 14-lead, 0.300" wide, plastic dual inline package (pdip) 20m1 20-pad, 4 x 4 x 0.8 mm body, quad flat no -lead/micro lead frame package (qfn/mlf)
13 8006fs?avr?02/07 attiny24/44/84 7. packaging information 7.1 20m1 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 20m1 , 20-pad, 4 x 4 x 0.8 mm body, lead pitch 0.50 mm, a 20m1 10/27/04 2.6 mm exposed pad, micro lead frame package (mlf) a 0.70 0.75 0.80 a1 ? 0.01 0.05 a2 0.20 ref b 0.18 0.23 0.30 d 4.00 bsc d2 2.45 2.60 2.75 e 4.00 bsc e2 2.45 2.60 2.75 e 0.50 bsc l 0.35 0.40 0.55 s ide view pin 1 id pin #1 notch (0.20 r) bottom view top view note: reference jedec standard mo-220, fig . 1 (saw singulation) wggd-5. common dimen s ion s (unit of measure = mm) s ymbol min nom max note d e e a2 a1 a d2 e2 0.08 c l 1 2 3 b 1 2 3
14 8006fs?avr?02/07 attiny24/44/84 7.2 14p3 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 14p3 , 14-lead (0.300"/7.62 mm wide) plastic dual inline package (pdip) a 14p3 11/02/05 pin 1 e1 a1 b e b1 c l seating plane a d e eb ec common dimensions (unit of measure = mm) symbol min nom max note a ? ? 5.334 a1 0.381 ? ? d 18.669 ? 19.685 note 2 e 7.620 ? 8.255 e1 6.096 ? 7.112 note 2 b 0.356 ? 0.559 b1 1.143 ? 1.778 l 2.921 ? 3.810 c 0.203 ? 0.356 eb ? ? 10.922 ec 0.000 ? 1.524 e 2.540 typ notes: 1. this package conforms to jedec reference ms-001, variation aa. 2. dimensions d and e1 do not include mold flash or protrusion. mold flash or protrusion shall not exceed 0.25 mm (0.010").
15 8006fs?avr?02/07 attiny24/44/84 7.3 14s1 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 14 s 1 , 14-lead, 0.150" w ide body, plastic g u ll w ing small o u tline package (soic) 2/5/02 14s1 a a1 e l side v iew top v iew end v iew h e b n 1 e a d common dimen s ion s (unit of meas u re = mm/inches) s ymbol min nom max note n otes: 1. this drawing is for general information only; refer to jedec drawing ms-012, v ariation ab for additional information. 2. dimension d does not incl u de mold flash, protr u sions or gate bu rrs. mold flash, protr u sion and gate bu rrs shall not exceed 0.15 mm (0.006") per side. 3. dimension e does not incl u de inter-lead flash or protr u sion. inter-lead flash and protr u sions shall not exceed 0.25 mm (0.010") per side. 4. l is the length of the terminal for soldering to a s ub strate. 5. the lead width b, as meas u red 0.36 mm (0.014") or greater a b ove the seating plane, shall not exceed a maxim u m val u e of 0.61 mm (0.024") per side. a 1.35/0.0532 ? 1.75/0.06 88 a1 0.1/.0040 ? 0.25/0.009 8 b 0.33/0.0130 ? 0.5/0.0200 5 d 8 .55/0.3367 ? 8 .74/0.3444 2 e3. 8 /0.1497 ? 3.99/0.1574 3 h5. 8 /0.22 8 4 ? 6.19/0.2440 l 0.41/0.0160 ? 1.27/0.0500 4 e 1.27/0.050 bsc
16 8006fs?avr?02/07 attiny24/44/84 8. errata the revision letter in this section refers to the revision of the attiny24/44/84 device. 8.1 attiny24 8.1.1 rev. d no known errata. 8.1.2 rev. c reading eeprom when system clock fr equency is below 900 khz may not work 1. reading eeprom when system clock frequency is below 900 khz may not work reading data from the eeprom at system clock frequency below 900 khz may result in wrong data read. problem fix/work around avoid using the eeprom at clock frequency below 900 khz. 8.1.3 rev. b eeprom read from applicat ion code does not work in lock bit mode 3 reading eeprom when system clock fr equency is below 900 khz may not work 1. eeprom read from applic ation code does not work in lock bit mode 3 when the memory lock bits lb2 and lb1 are programmed to mode 3, eeprom read does not work from the application code. problem fix/work around do not set lock bit protection mode 3 when the application code needs to read from eeprom. 2. reading eeprom when system clock frequency is below 900 khz may not work reading data from the eeprom at system clock frequency below 900 khz may result in wrong data read. problem fix/work around avoid using the eeprom at clock frequency below 900 khz. 8.1.4 rev. a not sampled.
17 8006fs?avr?02/07 attiny24/44/84 8.2 attiny44 8.2.1 rev. b no known errata. 8.2.2 rev. a reading eeprom when system clock fr equency is below 900 khz may not work 1. reading eeprom when system clock frequency is below 900 khz may not work reading data from the eeprom at system clock frequency below 900 khz may result in wrong data read. problem fix/work around avoid using the eeprom at clock frequency below 900 khz.
18 8006fs?avr?02/07 attiny24/44/84 8.3 attiny84 8.3.1 rev. a no known errata.
19 8006fs?avr?02/07 attiny24/44/84 9. datasheet revision history 9.1 rev f. 02/07 9.2 rev e. 09/06 9.3 rev d. 08/06 1. updated figure 1-1 on page 2 , figure 9-7 on page 45 , figure 22-5 on page 187 . 2. updated table 10-1 on page 50 , table 12-7 on page 69 , table 13-2 on page 85 , table 13-3 on page 85 , table 13-5 on page 86 , table 13-6 on page 86 , table 13-7 on page 87 , table 13-8 on page 87 , table 22-6 on page 185 , table 22-8 on page 187 . 3. updated table references in ?tccr0a ? timer/counte r control register a? on page 85 . 4. updated port b, bit 0 functions in ?alternate functions of port b? on page 69 . 5. updated wdtcr bit name to wdtcsr in assembly code examples. 6. updated bit5 name in section 14.11.9 on page 120 . 7. updated bit5 in section 14.11.9 on page 120 . 8. updated ?spi master operation example? on page 126 . 9. updated step 5 in ?enter high-voltage serial programming mode? on page 174 . 1. all characterization data is moved to ?electrical characteristics? on page 180 . 2. all register descriptions are gathered up in separate sections in the end of each chapter. 3. updated ?system control and reset? on page 40 . 4. updated table 13-3 on page 85 , table 13-6 on page 86 , table 13-8 on page 87 , table 14-2 on page 114 and table 14-4 on page 116 . 5. updated ?fast pwm mode? on page 105 . 6. updated figure 14-7 on page 106 and figure 18-1 on page 140 . 7. updated ?analog comparator multiplexed input? on page 135 . 8. added note in table 21-11 on page 171 . 9. updated ?electrical characteristics? on page 180 . 10. updated ?typical characteristics ? preliminary data? on page 188 . 1. updated ?calibrated internal rc oscillator? on page 30 . 2. updated ?oscillator calibration register ? osccal? on page 33 . 3. added table 22-1 on page 182 . 4. updated code examples in ?spi master operation example? on page 126 . 5. updated code examples in ?spi slave operation example? on page 127 . 6. updated ?signature bytes? on page 167 .
20 8006fs?avr?02/07 attiny24/44/84 9.4 rev c. 07/06 9.5 rev b. 05/06 9.6 rev a. 12/05 initial revision. 1. updated features in ?usi ? universal serial interface? on page 123 . 2. added ?clock speed considerations? on page 130 . 3. updated bit description in ?admux ? adc multiplexer selection regis- ter? on page 151 . 4. added note to table 20-1 on page 163 . 1. updated ?default clock source? on page 27 2. updated ?power reduction register? on page 36 . 3. updated table 22-3 on page 183 , table 9-4 on page 42 , table 18-3 on page 151 , table 21-5 on page 167 , table 21-11 on page 171 , table 21-15 on page 177 , table 22-6 on page 185 . 4. updated features in ?analog to digital converter? on page 139 . 5. updated operation in ?analog to digital converter? on page 139 . 6. updated ?temperature measurement? on page 150 . 7. updated dc characteristics in ?electrical characteristics? on page 180 . 8. updated ?typical characteristics ? preliminary data? on page 188 . 9. updated ?errata? on page 223 .
8006fs?avr?02/07 ? 2007 atmel corporation . all rights reserved. at m e l ? , logo and combinations thereof, everywhere you are ? , avr ? , avr studio ? , and oth- ers, are registered trademarks or trademarks of atmel corporati on or its subsidiaries. other terms and product names may be tra demarks of oth- ers. disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in atmel?s terms and condi- tions of sale located on atmel? s web site, atmel assumes no liability whatsoever and disclaims any express, implied or statutor y warranty relating to its products including, but not limited to , the implied warranty of merchantability, fitness for a particu lar purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, conseque ntial, punitive, special or i nciden- tal damages (including, without limitation, damages for loss of profits, business interruption, or loss of information) arising out of the use or inability to use this document, even if at mel has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the ri ght to make changes to specifications and product descriptions at any time without notice. atmel does not make any commitment to update the information contained her ein. unless specifically provided otherwise, atmel products are not suitable for, and shall not be used in, automotive applications. atmel?s products are not int ended, authorized, or warranted for use as components in applications intended to support or sustain life. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imagin g/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature

▲Up To Search▲

Price & Availability of ATTINY24V-10SSU

	To Download ATTINY24V-10SSU Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .